Part Number Hot Search : 
120A0 74ABT652 BFS25A 74HC2400 4504L IB1215S T120008 RX5VT42C
Product Description
Full Text Search
 

To Download PE43205 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  page 1 of 11 document no. doc-30914-3 www.psemi.com ?2013-2014 peregrine semiconductor corp. all rights reserved. product specification ultracmos ? rf digital attenuator 2-bit, 18 db, 35?6000 mhz PE43205 features ?? attenuation: 6 db / 12 db steps to 18 db ?? fast switching time of 29 ns ?? low attenuation error ?? 0.10 db @ 2 ghz ?? 0.15 db @ 3 ghz ?? high linearity ?? +61 dbm iip3 @ 1950 mhz ?? wide supply range of 2.3v to 5.5v ?? 1.8v control logic compatible ?? 105c operating temperature ?? esd performance ?? 2 kv hbm on all pins ?? 100v mm on all pins ?? 1 kv cdm on all pins ?? parallel control product description the PE43205 is a 50 ? , harp? technology-enhanced fast switching 2-bit rf digital step attenuator (dsa) designed for use in 3g/4g wireless infrastructure and other high performance rf applications. this dsa is a pin-compatible upgraded version of the pe43204 with a wider frequency and power supply range, and extended operating temperature range. covering an 18 db attenuation range in 6 db and 12 db steps, it maintains high rf performance and low power consumption from 35 mhz through 6 ghz. PE43205 is offered in a 12-lead 3x3 mm qfn package. in addition, no external blocking capacitors are required if 0 vdc is present on the rf ports. the PE43205 is manufactured on peregrine?s ultracmos ? process, a patented variation of silicon-on- insulator (soi) technology on a sapphire substrate. peregrine?s harp? technology enhancements deliver high linearity and excellent harmonics performance. it is an innovative feature of the ultracmos process, offering the performance of gaas with the economy and integration of conventional cmos. figure 1. functional diagram figure 2. package type 12-lead 3x3 mm qfn doc-01281
product specification PE43205 page 2 of 11 ?2013-2014 peregrine semiconductor corp. all rights reserved. document no. doc-30914-3 ultracmos ? rfic solutions table 1. electrical specifications @ +25c, v dd = 2.3v to 5.5v parameter condition min typ max unit frequency range 35 6000 mhz attenuation range 6 db and 12 db steps 0?18 db insertion loss 35 mhz?2 ghz 2?3 ghz 3?4 ghz 4?5 ghz 5?6 ghz 0.50 0.60 0.70 0.85 1.05 0.60 0.70 0.80 1.10 1.30 db db db db db attenuation error 0 db?18 db attenuation settings 35 mhz?2 ghz >2?3 ghz >3?4 ghz >4?5 ghz >5?6 ghz ?0.25 ?0.20 ?0.15 ?0.15 ?0.30 0.10 0.15 0.45 0.55 0.75 0.40 0.50 1.05 1.25 1.55 db db db db db return loss 35 mhz?2 ghz 2?3 ghz 3?4 ghz 4?5 ghz 5?6 ghz 17 14 11 10 9 db db db db db relative phase all states 35 mhz?2 ghz 2?3 ghz 3?4 ghz 4?5 ghz 5?6 ghz 9 12 17 22 24 deg deg deg deg deg input 0.1db compression point * 200 mhz?6 ghz 30 dbm iip3 1950 mhz 61 dbm switching time 50% dc ctrl to 90% or 10% rf 29 ns note: * input 0.1 db compression point is a linearity figure of merit. refer to table 3 for operating rf input power (50 ? ).
product specification PE43205 page 3 of 11 document no. doc-30914-3 www.psemi.com ?2013-2014 peregrine semiconductor corp. all rights reserved. table 1a. electrical specifications @ +105c, v dd = 2.3v to 5.5v parameter condition min typ max unit frequency range 35 6000 mhz attenuation range 6 db and 12 db steps 0?18 db insertion loss 35 mhz?2 ghz 2?3 ghz 3?4 ghz 4?5 ghz 5?6 ghz 0.60 0.65 0.80 0.95 1.15 0.70 0.80 0.90 1.20 1.45 db db db db db attenuation error 0 db?18 db attenuation settings 35 mhz?2 ghz >2?3 ghz >3?4 ghz >4?5 ghz >5?6 ghz ?0.35 ?0.45 ?0.45 ?0.35 ?0.45 ?0.03 ?0.10 ?0.15 0.25 0.40 0.25 0.30 0.65 0.85 1.15 db db db db db return loss 35 mhz?2 ghz 2?3 ghz 3?4 ghz 4?5 ghz 5?6 ghz 18 15 11 10 9.5 db db db db db relative phase all states 35 mhz?2 ghz 2?3 ghz 3?4 ghz 4?5 ghz 5?6 ghz 9 13 17 23 25 deg deg deg deg deg input 0.1db compression point * 200 mhz?6 ghz 30 dbm iip3 1950 mhz 63 dbm switching time 50% dc ctrl to 90% or 10% rf 31 ns note: * input 0.1 db compression point is a linearity figure of merit. refer to table 3 for operating rf input power (50 ? ).
product specification PE43205 page 4 of 11 ?2013-2014 peregrine semiconductor corp. all rights reserved. document no. doc-30914-3 ultracmos ? rfic solutions table 2. pin descriptions figure 3. pin configuration (top view) pin # pin name description 1 gnd ground 2 rf1 2 rf1 port 3 nc 1 no connect 4 nc 1 no connect 5 nc 1 no connect 6 nc 1 no connect 7 nc 1 no connect 8 rf2 2 rf2 port 9 gnd ground 10 c2 attenuation control bit, 12 db 11 c1 attenuation control bit, 6 db 12 v dd supply voltage (nominal 3.3v) table 3. operating ranges table 4. absolute maximum ratings exceeding absolute maximum ratings may cause permanent damage. operation should be restricted to the limits in the operating ranges table. operation between operating range maximum and absolute maximum for extended periods may reduce reliability. parameter min typ max unit supply voltage 2.3 5.5 v supply current 130 200 a digital input high 1.17 3.6 v digital input low ?0.3 0.6 v digital input leakage 10 a rf input power, cw 35 mhz?4 ghz >4 ghz?6 ghz see fig. 4 +24 dbm dbm operating temperature range ?40 +25 +105 c symbol v dd i dd v ih v il p max,cw t op rf input power, pulsed * 35 mhz?4 ghz >4 ghz?6 ghz p max,pulsed see fig. 4 +27 dbm dbm parameter/condition symbol min max unit supply voltage v dd ?0.3 5.5 v voltage on any digital input v i ?0.3 3.6 v storage temperature range t st ?65 +150 c maximum input power p max,abs +27.5 dbm esd voltage hbm 1 , on all pins v esd,hbm 2000 v esd voltage mm 2 , on all pins v esd,mm 100 v esd voltage cdm 3 , on all pins v esd,cdm 1000 v notes: 1. pins 3 through 7 may be tied to ground if desired, but they are not connected to ground internal to the package. 2. rf pins 2 and 8 must be at 0 vdc. the rf pins do not require dc blocking capacitors for proper operation if the 0 vdc requirement is met. notes: 1. human body model (mil-std 883 method 3015.7) 2. machine model (jedec jesd22-a115) 3. charged device model (jedec jesd22-c101) note: * pulsed, 5% duty cycle of 4620 s period, 50 ?
product specification PE43205 page 5 of 11 document no. doc-30914-3 www.psemi.com ?2013-2014 peregrine semiconductor corp. all rights reserved. 15.0 17.0 19.0 21.0 23.0 25.0 27.0 29.0 35 350 3500 input ? power ? (dbm) frequency ? (mhz) maximum ? input ? power rf ? input ? power, ? pulsed ? @ ? 25c ? ambient rf ? input ? power, ? pulsed ?? @ ? 105c ? ambient rf ? input ? power, ? cw ? @ ? 25c ? ambient rf ? input ? power, ? cw ? @ ? 105c ? ambient exposed solder pad connection the exposed solder pad on the bottom of the package must be grounded for proper device operation. electrostatic discharge (esd) precautions when handling this ultracmos device, observe the same precautions that you would use with other esd-sensitive devices. although this device contains circuitry to protect it from damage due to esd, precautions should be taken to avoid exceeding the specified rating. latch-up avoidance unlike conventional cmos devices, ultracmos devices are immune to latch-up. table 5. attenuation word truth table c1 c2 attenuation setting rf1?rf2 l l reference i.l. h l 6 db l h 12 db h h 18 db moisture sensitivity level the moisture sensitivity level rating for the PE43205 in the 12-lead 3x3 mm qfn package is msl1. switching frequency the PE43205 has a maximum 25 khz switching rate. switching rate is defined to be the speed at which the dsa can be toggled across attenuation states. switching time is the time duration between the point the control signal reaches 50% of the final value and the point the output signal reaches within 10% or 90% of its target value. spurious performance the typical low-frequency spurious performance of the PE43205 is ?135 dbm. figure 4. power de-rating curve for 35 mhz?4 ghz
product specification PE43205 page 6 of 11 ?2013-2014 peregrine semiconductor corp. all rights reserved. document no. doc-30914-3 ultracmos ? rfic solutions 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0123456 attenuation ? error ? (db) frequency ? (ghz) 6db 12db 18db 0 2 4 6 8 10 12 14 16 18 20 061218 attenuation ? (db) attenuation ? state ? (db) 1ghz 2 ? ghz 3 ? ghz 4 ? ghz 5 ? ghz 6 ? ghz typical performance data @ +25c and v dd = 3.3v, unless otherwise specified figure 5. attenuation vs. attenuation setting figure 6. attenuation error vs. frequency figure 7. insertion loss vs. temperature figure 8. input return loss vs. attenuation state figure 9. output return loss vs. attenuation state figure 10. input return loss vs. temperature @ 12 db state
product specification PE43205 page 7 of 11 document no. doc-30914-3 www.psemi.com ?2013-2014 peregrine semiconductor corp. all rights reserved. 0 5 10 15 20 25 30 0123456 phase ? error ? (deg) frequency ? (ghz) 6db 12db 18db typical performance data @ 25c and v dd = 3.3v, unless otherwise specified figure 12. relative phase vs. frequency figure 11. output return loss vs. temperature @ 12 db state
product specification PE43205 page 8 of 11 ?2013-2014 peregrine semiconductor corp. all rights reserved. document no. doc-30914-3 ultracmos ? rfic solutions evaluation kit the 2-bit dsa evaluation kit board was designed to ease customer evaluation of peregrine?s PE43205. to evaluate the PE43205, apply 3.3v to the v dd header pin and ground to the gnd header pin. the dut can be controlled two ways: 1. the mechanical switches in conjunction with the vctl pin can be used. apply desired control voltage to vctl header pin. the top mechanical switch controls the 6 db stage, the bottom mechanical switch controls the 12 db stage. for each switch, the left position is the 0v condition, while the right position is the v ctrl condition. the middle position leaves the control pin floating. 2. the ctl1 and ctl2 pins on the header can be used. each pin directly controls the 6 db and 12 db stage respectively. the vctl pin on the header is left open. the mechanical switches may be left uninstalled or must be kept in the middle position. note: to accurately measure the fast switching performance of the PE43205, c3 and c4 should be removed. power-up control settings the PE43205 will always power up into the state determined by the voltages on the two control pins. the dsa can be preset to any state within the 18 db range by pre-setting the parallel control pins prior to power-up. there is a 10 s delay between the time the dsa is powered-up to the time the desired state is set. if the control pins are left floating during power-up, the device will default to the minimum attenuation setting (insertion loss state). figure 13. evaluation board layout prt-53374
product specification PE43205 page 9 of 11 document no. doc-30914-3 www.psemi.com ?2013-2014 peregrine semiconductor corp. all rights reserved. figure 14. evaluation board schematic notes: 1. use pcb part number prt-53374. 2. caution: contains parts and assemblies suscept ible to damage by electr ostatic discharge (esd). doc-30927 z=50 ohm de-embeding trace z=50 ohm z=50 ohm 3 1 2 4 s1 ss14mdp2 j2 smasm j5 smasm j4 smasm j3 smasm 3 1 2 4 s2 ss14mdp2 1 1 3 3 5 5 2 2 4 4 6 6 j1 header 3x2 vdd c1 c2 nc nc nc rf2 nc nc rf1 gnd gnd 1 2 4 6 8 9 12 10 37 11 5 13 u1 PE43205 r1 0ohm r2 0ohm c1 0.1f c2 100pf c3 10pf c4 10pf vctl ctl2 vdd ctl1
product specification PE43205 page 10 of 11 ?2013-2014 peregrine semiconductor corp. all rights reserved. document no. doc-30914-3 ultracmos ? rfic solutions top view side view bottom view 3.00 3.00 pin #1 corner 0.750.05 0.05 recommended land pattern 0.10 c a b 0.05 c a 0.10 c (2x) c 0.10 c 0.05 c seating plane b all features 0.10 c (2x) 1.00 ref 0.230.05 (x12) 0.50 1.150.05 1.150.05 0.550.05 (x12) (x8) pin #1 identifier 3.40 1.28 1.20 0.75 (x12) 0.28 (x12) 3.40 0.50 1 3 4 6 7 9 10 12 0.203 figure 15. package drawing ? 12-lead 3x3 mm qfn note: pin 1 identification tab is electric ally connected to th e exposed ground paddle. figure 16. top marking specifications doc-01924 43205 yyww zzzzzz doc-51207 = pin 1 designator 43205 = five digit part number yyww = date code, last two digits of the year and work week zzzzzz = maximum six characters of the assembly lot code
product specification PE43205 page 11 of 11 document no. doc-30914-3 www.psemi.com ?2013-2014 peregrine semiconductor corp. all rights reserved. tape feed direction device orientation in tape top of device pin 1 figure 7. tape and reel drawing advance information : the product is in a formative or design stage. the datasheet contains design target specifications for product development. specifications and features may change in any manner without notice. preliminary specification: the datasheet contains preliminary data. additional data may be added at a later date. peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. product specification: the datasheet contains final data. in the event peregrine decides to change the specifications, peregrine will notify custom ers of the intended changes by issuing a cnf (customer notification form). the information in this datasheet is believed to be reliable. however, peregrine assumes no liability for the use of this information. use shall be entirely at the user?s own risk. no patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. peregrine?s products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the peregrine product could create a situation in which personal injury or death might occur. peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications. the peregrine name, logo, ultracmos and utsi are registered trademarks and harp, multiswitch and dune are trademarks of peregrine semiconductor corp. peregr ine products are protected under one or more of the following u.s. patents: http://patents.psemi.com . sales contact and information for sales and contact information please visit www.psemi.com . table 6. ordering information PE43205mlaa-z PE43205 digital step attenuator green 12-lead 3x3 mm qfn 3000 units/t&r ek43205-01 PE43205 evaluation kit evaluation kit 1/box ordering code description package shipping method


▲Up To Search▲   

 
Price & Availability of PE43205

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X